March 5, 2010

CS 238-COMPUTER ARCHITECTURE-I


B.E./B.Tech. DEGREE EXAMINATION, NOV/DEC 2005
Fourth Semester Computer Science and Engineering
CS 238-COMPUTER ARCHITECTURE-I
(Common to B.E.(Part-Time) Second Semester Regulation 2005)
Time:Three hours Maximum:100 marks


Answer all questions
(PART A-10*2=20 marks)
1.What is load store architecture?
2.Explain the absolute and auto increment addressing modes with an example instruction?
3.Discuss the IEEE format used for representing single-precision floating point numbers.
4.Discuss the principle of operation of a carry saver adder.
5.What are the advantages and disadvantages of hardwired and micro-programmed control?
6.What is the ideal speedup expected in a pipelined architecture with ‘n’ stages? Justify your answer.
7.Distinguish between the write-through and write-back policies out their merits and demerits.
8.What is an interleaved memory system? Discuss.
9.Distinguish between memory and mapped I/O and I/O mapped I/O.
10.Consider a computer in which several devices are to be serviced interrupts. How do you handle this if the processor has only one request line?

(PART B-5*16=80 marks)
11.(i).Consider the following instruction Add (R0)+R1,R2 Where the first two are source operands and the third is the destination operand. Show the control sequence to execute this instruction for a single bus organization assuming the instruction itself is only a one word instruction [Marks-8]
(ii).What are the features to be considered while designing the instruction formats of a
processor? Discuss in detail. [Marks-8]

12.a).(i).Discuss the principle of operation of carry look ahead adder. [Marks-4]
(ii).Design a 64-bit adder that uses four 16-bit carry-look ahead adders along with additional logic to generate c16,c32,c48 and c64 from c0 and the G1” and P1” variable. Also calculate the delay for generating s63 and c64. [Marks-12]
(Or)
12.b).(i).Discuss the operation of floating point adder/subtractor unit. [Marks-12]
(ii).Simulate the addition operations on the operands:
A=0 10001 011011
B=1 01111 101010
With a five-bit signed excess-15 exponent and six-bit normalized fractionalized
Mantissa. [Marks-4]

13.a).Give the organization of a typical hardwired control unit and explain the functions performed by the various blocks. Discuss the data flow for a simple instruction. [Marks-16]

(Or)

13.b).Discuss the various hazards that might arise in a pipeline. What are the remedies commonly adopted to overcome/minimize these hazards. [Marks-16]

14.a).(i).Discuss the various mapping techniques used in cache memories. [Marks-12]
(ii).A computer system has a main memory consisting of 1M words. It also has 8K word cache organized in the block-set-associative manner, with 4 blocks per set and 64 words per block. [Marks-4]
(Or)

14.b).(i).Explain the concept of virtual memory with any one virtual memory management techniques. [Marks-12]
(ii).Give the basic cell of an associative memory and explain its operation. [Marks-4]

15.a).(i).What are the functions performed by a typical I/O interface? [Marks-4]
(ii).Explain the interrupt driven mode of data transfer and the DMA driven data transfer elaborating on how they are accomplished and their relative merits and demerits. [Marks-12]

(Or)
15.b).Write short notes on the following
(i).Laser printers [Marks-8]
(ii).Any two input devices [Marks-8]


FEEL USEFUL PLEASE GIVE +1

0 comments :

Post a Comment

Get Syllabus in your Mail

Labels

Accenture Admission Notice - 2010 Admission Notification Anna University Anna University Chennai Anna University Question Papers Anna University Trichy Apparel Technology and Management Aptitude Questions Arts and Science Colleges Biomedical Engineering C and CPP Ebooks Calicut University CBSE Question papers Civil Engineering Civil Service Exams Colleges in India Colleges Result Computer Science Engineering Core Jobs CS R2008 CSE CSIR NET EBooks Download ECE EEE EIE Electives Electrical and Electronics Engineering Electronics and communication Electronics and Instrumentation Engineering Engineering Engineering Colleges in Maharashtra Engineering Colleges in TamilNadu Engineering Admissions Engineering Colleges Engineering Colleges in Karnataka Engineering Jobs Engineering Syllabus Entrance Exam Dates Entrance Exam Results Entrance Examination Exam Time Table Experiencer First Year Syllabus Freshers Full Time Jobs Government jobs in india Hardware and Networking Jobs Hotel Management and Catering Technology IGNOU Information Technology INTEVIEW QUESTIONS IT Jobs JNTU Question Papers Jobs in Bangalore Jobs in Chennai Jobs in Coimbatore Jobs in Delhi Jobs in Hyderabad Jobs in India Jobs in Kerala Jobs in Noida Jobs in Tamilnadu Jobs in TATA Karnataka Educations Lab Manuals Mechanical Engineering Medical Colleges Placement Papers Plus 2 Preparation for exams Private Jobs in India Question Papers Question Papers Download Results Announcement Semester 1 Semester 2 Semester 3 Semester 4 Semester 5 Semester 6 Semester 7 Semester 8 Syllabus Syllabus Download Tamil Movie TCS Placement Papers Teaching Jobs TECH MAHINDRA Textile Technology Top colleges University Results UPSC VICEVESVARAYA TECHNOLOGICAL UNIVERSITY waec Walk-in Interview Web Designers

Followers

Archive

 

Privacy Policy
http://topengineeringcollegesintamilnadu.blogspot.com use third-party advertising companies to serve ads when you visit our website. These companies may use information (not including your name, address, email address, or telephone number) about your visits to this and other websites in order to provide advertisements about goods and services of interest to you. If you would like more information about this practice and to know your choices about not having this information used by these companies, click here.